Timeline



Nov 1, 2018:

11:11 AM Ticket #29 (avr - ATMEGA328P: Incorrect TIFR register of Timer/Counter0) closed by dsl
fixed: Fixed in patch 0.1.0119: …
10:53 AM Ticket #28 (avr - Initialization of the AVR I/O registers) closed by dsl
fixed: I'm considering this issue to be fixed with patch 0.1.0118: …

Oct 30, 2018:

3:24 PM Ticket #29 (avr - ATMEGA328P: Incorrect TIFR register of Timer/Counter0) created by dsl
ATmega328P uses an incorrect TIFR register to set Timer/Counter0 …

Oct 25, 2018:

10:15 AM Ticket #28 (avr - Initialization of the AVR I/O registers) created by dsl
Each AVR MCU usually has a bunch of I/O registers and each register …

Oct 17, 2018:

4:40 PM Ticket #27 (avr - ATMEGA8A: Set a correct reset flag in MCUCSR) created by dsl
The ATmega8A has four sources of Reset (see 15.2. Reset Sources): - …

Oct 16, 2018:

12:38 PM Ticket #11 (avr - Program simulated MCU using SPI) closed by dsl
wontfix: I'll close this issue in favor of ​https://trac.mcusim.org/ticket/10.
12:30 PM Ticket #5 (avr - ATMEGA8A: USART simulation) closed by dsl
wontfix: I'll close it in favor of ​https://trac.mcusim.org/ticket/10.

Oct 15, 2018:

12:12 AM Ticket #2 (avr - ATMEGA8A: 16-bit Timer/Counter1 simulation) closed by dsl
fixed
12:05 AM Ticket #26 (avr - ATMEGA8A: External clock source of the 16-bit Timer/Counter1) created by dsl
An external clock source applied to the T1/T0 pin can be used as …

Oct 14, 2018:

6:44 PM Ticket #25 (avr - Test string) closed by dsl
wontfix
6:40 PM Ticket #25 (avr - Test string) created by Alexandr
Hello world
Note: See TracTimeline for information about the timeline view.